

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE Opp : Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506015, TELANGANA, INDIA काकतीय प्रोद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६०१५, तेलंगाना, भारत डाईबैंळ लेल्डेंबेई व्रिङ्क् रू क्टूं विद्युर्थ्य, उठ्लह - २०६००२ ड्यूक् ड्यूर्थ्य क्टूं विद्युर्थ्य, उठ्लह - २०६००२ ड्यूट्य, क्टूर्थ्य क्ट्र

(Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)

website: www.kitsw.ac.in

E-mail: principal@kitsw.ac.in

S : +91 9392055211, +91 7382564888

Department of Electronics & Instrumentation Engineering

Department Research & Education Centre (DREC)



Dept. of Electronics & Instrumentation Engineering – DREC – VLSI Room No. B-I-219



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE Opp : Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506015, TELANGANA, INDIA काकतीय प्रौद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६०१५, तेलंगाना, भारत डाईबैळ సాంडेंबेई విజ్ఞాన శాస్త్ర విద్యాలయం, వరంగల్ - २०६००२ తెలంగాణ, భారతదేశము

(An Autonomous Institute under Kakatiya University, Warangal) (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)

website: www.kitsw.ac.in

E-mail: principal@kitsw.ac.in

S : +91 9392055211, +91 7382564888

About DREC:

Key aspects of DREC - VLSI:

Education Centre focused on activities related to the design, development, and education in the field of integrated circuits and systems.

VLSI (Very Large Scale Integration) Research &

- Research in VLSI Design
- Education and Training
- Publications and Conferences
- Innovation and Prototyping
- Interdisciplinary Research



- Developing new architectures and design paradigms to meet the evolving demands of electronic systems.
- Offering courses and training programs to educate students, researchers, and industry professionals in VLSI design.

Functions of DREC:

- Providing hands-on experience with VLSI design tools, simulation techniques, and programming to build practical skills.
- Supervising student projects and internships related to VLSI design.
- Providing a platform for students to gain practical experience and contribute to ongoing research activities.



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE Opp : Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506015, TELANGANA, INDIA काकतीय प्रौद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६०१५, तेलंगाना, भारत इन्हेंबैळ ले॰डेंबेड व्रिक्टूरू कह्युं विज्ञाल्थ्र्ड्राल्ड, अट्ट २०२२ व्यानक, क्राइंबर्ट्स्ट्र

(An Autonomous Institute under Kakatiya University, Warangal) (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)

website: www.kitsw.ac.in

E-mail: principal@kitsw.ac.in

(:+91 9392055211, +91 7382564888

	Major Equipment & Soft	ware
S. No.	Equipment Name	Cost
1.	SPARTAN 6 ATLYS Boards	2,00,000.00
2.	Digilent Nexys 4DDR FPGA KITS	1,95,880.00
3.	Desktop Systems	6,44,250.00
4.	MATLAB R2023b	7,60,573.00
5.	Xilinx Vivado Design Suite	2,00,000.00
6.	JAVA & Dev-C++	

Dept. of Electronics & Instrumentation Engineering – DREC – VLSI Room No. B-I-219



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE Opp : Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506015, TELANGANA, INDIA काकतीय प्रोद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६०१५, तेलंगाना, भारत डण्डबैळ ले॰डिंबेड ब्रिङ्क् रू क्टूं बिन्जुथ्ळ०, ४४०४४ - २०६००७७, ४४४४४४

(An Autonomous Institute under Kakatiya University, Warangal) (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)

website: www.kitsw.ac.in

E-mail: principal@kitsw.ac.in

S : +91 9392055211, +91 7382564888

Projects / Research carried out in DREC - VLSI

- S. No. Name of the Project / Research carried out in the DREC
 - 1. **Research on** Design of 0.8 V, 22 nm DG-FinFET based efficient VLSI multiplexers
 - Research on A 16 nm finfet circuit with triple function as digital
 - 2. multiplexer, active-high and active-low output decoder for highperformance sram architecture
 - 3. **Research on** Design of efficient 22 nm, 20-FinFET full adder for low-power and high-speed arithmetic units
 - 4. **PG Student Project on** Simulation and synthesis of UART through FPGA Zedboard for IoT applications



KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE Opp : Yerragattu Gutta, Hasanparthy (Mandal), WARANGAL - 506015, TELANGANA, INDIA काकतीय प्रौद्योगिकी एवं विज्ञान संस्थान, वरंगल - ५०६०१५, तेलंगाना, भारत इन्हर्छे केर्न्डिंग्रेड क्रिज्नुरु कार्ट्र क्रिज्न्ट क्रिंग्रेड - २०६००२ ड्रान्स, क्राह्य क्रि

(An Autonomous Institute under Kakatiya University, Warangal) (Approved by AICTE, New Delhi; Recognised by UGC under 2(f) & 12(B); Sponsored by EKASILA EDUCATION SOCIETY)

website: www.kitsw.ac.in

E-mail: principal@kitsw.ac.in

(: +91 9392055211, +91 7382564888

Projects / Research carried out in DREC - VLSI

UG Student Project on Implementation of parallel multiplier based on Booth computing method using FPGA

